Building or reusing designs described in VHDL or Verilog requires considerable effort. Moreover, eventually designers need good way for representing their designs. Mentor Graphics has nice tool „HDS“ for this role which we can use for example to visualize RTL designs. This tutorial is describing how to use this tool for such purpose. Scrol down below to review this tutorial or simply download it as PDF.